Gu JianhuaYan GuojunBen Nengjun2020-03-302020-03-302018A 12-bit 250 MS/s single-channel pipeline ADC WITH 81 DB SFDR in 0.13 UM CMOS / Gu Jianhua, Yan Guojun, Ben Nengjun // Управління розвитком складних систем : зб. наук. праць / Київ. нац. ун-т буд-ва і архітектури ; гол. ред. Лізунов П. П. – Київ : КНУБА, 2018. – № 36. – С. 153-158. - Бібліогр. : 10 назв.2219-5300https://repositary.knuba.edu.ua/handle/987654321/2017A 12bit 250-MS/s pipeline ADC is presented and fabricated in 0.13um CMOS process. A power efficient bootstrap switch with a buffer is proposed for high speed considerations. It utilizes a source follower to insulate the residue amplifier and the large capacitor in the bootstrap switch. Techniques of lightening load capacitance of each stage are proposed to speed up the corresponding residue amplifiers (RA). A clock generator and optimized timing are proposed to achieve low jitter and improve sampling linearity by saving more time for the input switch. The reference buffer and clock buffer are both fully integrated. The signal-to-distortion-and-noise-ratio (SNDR) is evaluated adopting a proper scheme and verified by the measured results. The measured SNDR is 63 dB and spurious free dynamic range (SFDR) is 81dB with 39 MHz. The core area is 2 mm2 and the ADC consumes 160 mW at 1.3V.enpipeline ADCbootstrap switchesreference bufferclock buffertimingArticle621.372.541.061